
Discussing First Results of the SPEC ACCEL OpenMP Suite with Target Directives

All the SPEC ACCEL Contributors

Guido Juckeland, Robert Henschel, Sunita Chandrasekaran, Sandra Wienke, Junjie Li, Alexander Bobyr, William Brantley, Mathew Colgrove, Oscar Hernandez, Arpith Jacob, Kalyan Kumaran, Dave Raddatz, Veronica Vergara Larrea, Bo Wang, Brian Whitney, Greg Rogers, Matthias Mueller and Andrey Naraikin



Contents



- Overview
- Intro to SPEC HPG
- The SPEC/HPG Benchmark Philosophy
- SPEC ACCEL 1.2 Benchmarks
- OpenMP experience
- Feedback

Standards Performance Evaluation Corporation (SPEC) spec

- SPEC is a non-profit corporation formed to "establish, maintain and endorse a standardized set of relevant benchmarks that can be applied to the newest generation of high-performance computers"
- Composed of four groups
 - Graphics and Workstation Performance Group (GWPG)
 - High Performance Group (HPG)
 - Open Systems Group (OSG)
 - Research Group (RG)
- https://www.spec.org

SPEC Members



The SPEC Consortium: Members and Associates

SPEC Members:

Acer Inc. * Action S.A. * Advanced Micro Devices * Amazon Web Services, Inc. * Apple Inc. * ARM * ASUSTeK Computer Inc. * Avere Systems * Bull S.A. * Cavium Inc. * Cisco Systems, Inc. * Dell, Inc. * E4 Computer Engineering SPA * EMC * Fujitsu * Gartner, Inc. * Hitachi Data Systems * Hitachi Ltd. * HP * Huawei Technologies Co. Ltd. * IBM * Inspur Corporation * Intel * Lenovo * Micron Technology, Inc. * Microsoft * NEC - Japan * NetApp * NVIDIA * Oracle * Panasas * Primary Data * Principled Technologies * Qualcomm Technologies Inc. * Quanta Computer Inc. * Red Hat * Samsung * SAP AG * Seagate * SGI * Sugon * Super Micro Computer, Inc. * SUSE * Symantec Corporation * Twitter, Inc. * Unisys * Via Technologies * VMware * Wipro Ltd. * ZTE Corporation *

SPEC Associates:

Acadamia Sinica, Institute of Information Science * Argonne National Laboratory * Charles University * China Academy of Telecommunication Research * Department of Veterans Affairs - Corporate Data Center Operations * Dresden University of Technology ZIH * fortiss GmbH * Indiana University * Institute for Information Industry Taiwan * JAIST * Karlsruhe Institute of Technology * Leibniz Rechenzentrum - Germany * National University of Singapore * Oak Ridge National Laboratory * Ohio State University * Pennsylvania State University * Purdue University * RWTH Aachen University * Technische Universität Darmstadt * Technische Universität Dresden * Tsinghua University * University of Aizu - Japan * University of California - Berkeley * University of Cologne * University of Houston * University of Illinois at Urbana-Champaign * University of Maryland * University of Miami * University of Pavia * University of Texas at Austin * University of Tsukuba * University of Wuerzburg * Virginia Polytechnic Institute and State University *

SPEC Research Group:

Advanced Strategic Technology LLC * bankmark UG * Barcelona Supercomputing Center * Charles University * Cisco Systems * Cloudera, Inc * Compilaflows * Delft University of Technology * Delf * fortiss GmbH * Friedrich-Alexander-University Erlangen-Nuremberg * Goethe University Frankfurt, Big Data Lab * Hewlett-Packard * Huawei * IBM * Imperial College London * Indian Institute of Technology, Bombay * Institute for Information Industry, Taiwan * Institute of Communication and Computer Systems/NTUA * Intel * Karlsruhe Institute of Technology * Kiel University * MIOsoft Corporation * Mitre Corporation * NICTA * Nova-Tec Consulting GmbH * Oracle * Purdue University * Red Hat * RWTH Aachen University * SalesForce.com * San Diego Supercomputing Center * San Francisco State University * SAP AG * Siemens Corporation * Technische Universität Darmstadt * Technische Universität Dresden * The MITRE Corporation * Umea University of Alberta * University of Coimbra * University of Florence * University of Lugano * University of Minnesota * University of North Florida * University of Paderborn * University of Stuttgart * University of Texas at Austin * University of Wuerzburg * VMware *

SPEC High Performance Group (HPG)



- Develops benchmarks to represent high-performance computing applications for standardized, cross-platform performance evaluation.
- **Benchmarks**
 - SPEC OMP2012
 - SPEC MPI2007
 - SPEC ACCEL



























SPEC Benchmark Philosophy



- The result of a SPEC benchmark is always a SPEC score.
 - Higher is better
- This score is always in relation to a reference machine.
 - Each benchmark has its own reference machine
 - For example, for SPEC ACCEL 1.2, the reference machine is:

SGI C 3108-TY11 with accelerator NVIDIA Tesla c2070

SPEC Benchmark Philosophy cont'd



- SPEC (HPG) benchmarks are full applications.
 - Including all the overhead of a real application
- SPEC harness ensures correctness of results.
 - To detect "overly aggressive optimization"
 - To guard against tampering
- Each benchmark suite has a set of run rules.

SPEC Benchmark Philosophy cont'd



Hierarchy within benchmark suits

Benchmark suite

i.e. SPEC ACCEL

Benchmark

i.e. OpenMP

Dataset size

i.e. Medium

Component

i.e. 550.md

SPEC Benchmark Philosophy cont'd



- Benchmarks support "Base" and "Peak" configuration
 - These yield separate SPEC scores.
 - "Peak" runs allow for more freedom.
- Base runs
 - The same compiler switches for all components
 - The same parallelism
 - Only portability switches allowed

SPEC ACCEL 1.2 OMP uses some portability switches


SPEC Power



 SPEC provides a standard methodology to measure and report power usage which can be incorporated into a SPEC benchmark.

Normalizes the power usage across the full run of the

suite



Benchmark Development Process



- Group effort, with lots of discussions
- Final decisions are by vote, even though we strive for consensus
- Technical and managerial parts
 - Find benchmark components and define run rules
- Using SPEC provided tools
 - SVN, harness, "common rules"
 - Websites, mailing lists, meeting venues





- Provide a benchmark that target accelerators
- SPEC ACCEL 1.2 just got released: June, 2017
- Use different programming models: OpenCL 1.1, OpenACC 1.0 and OpenMP 4.5
- Portable across architectures (host, XeonPhi, GPUs, etc)
- A benchmark that works with at least two compilers
- Program one accelerator
- Helps evaluate performance portability of compilers and directives/languages

Active members in SPEC ACCEL:

 NVIDIA, SGI, Intel, IBM, AMD, Argonne, ORNL, HZDR, Oracle, University of Houston, University of Virginia, Aachen University, University of Illinois, Indiana University, TU-Dresden

OpenMP 4.5 – Performance Portability



Consensus and community discussion on on how to write "performance portable" style in OpenMP 4+

- Initially members had different views
 - □ Experimented with different programming styles:
 - SIMD centric
 - Using nested parallelism
 - Using target combined directives with collapsed loops
 - □ Ported the benchmarks from OpenACC 1.0
- We agreed on some "guidelines" on how to write performance portable code
- We used these "guidelines" and successfully parallelized the 15 benchmarks with OpenMP 4.0
- While writing the benchmarks, OpenMP 4.5 came out
- We re-evaluated these "guidelines" to target OpenMP 4.5
- Tested different compilers, platforms, etc.

SPEC ACCEL 1.2: OpenMP 4.5

			r
Q.	n	<u>e</u>	\boldsymbol{c}

OpenMP Benchmarks	Language	Origin	Domain
503.ostencil	С	Parboil, University of Illinois	Thermodynamics
504.olbm	С	Parboil, University of Illinois	CFDm Lattice Boltzmann
514.omriq	С	Rodinia, University of Virginia	Medicine
550.md	Fortran	Indiana University	Molecular Dyn.
551.palm	Fortran	Leibniz University of Hannover	Large-eddy sim.
552.ep	С	NAS Parallel Benchmarks (NPB)	Embarrassing P.
553.clvrleaf	C, Fortran	Atomic Weapons Establishments	Hydrodynamics
554.cg	С	NPB	Conjugate Grad.
555.seismic	Fortran	GeoDynamics.org	Seismic Wave Modeling (PDE)
556.sp	Fortran	NPB	Scalar Peta-d solv
557.csp	С	NPB	Scalar Peta-d solv
559.miniGhost	C, Fortran	Sandia National Laboratory	Finite difference
560.ilbdc	Fortran	SPEC OMP2012	Fluid Mechanics
563.swim	Fortran	SPEC OMP2012	Weather
570.bt	С	NPB	BTS 3D PDE

Guidelines – To write OpenMP 4.5 "Performance Porta Style"

Use OpenMP 4.5 "Accelerator Model"

Rely on compilers to generate implementation specific values for a given architecture:

- # of teams
- # thread limit,
- # of threads in parallel regions
- SIMD length
- dist_schedule in distribute
- loop schedules in parallel do

Compiler implementers should pick these values to enable performance portability. HPC compilers should generate platform specific optimizations.

OpenMP 4.5 "Performance Portable Style"



For level-1 parallel loop:

#pragma target teams distribute parallel for simd

For perfectly nested parallel loops:

Collapsed loops with the combined directive #pragma omp target teams distribute parallel for collapse(N) for(i=0;....) for(j=0;....) for(k=0;...)

For loopnests that we could not collapse:,

- Parallelize the outer loops with teams distribute, parallel for
- Parallelize the inner loops always with SIMD

Using OpenMP 4.5 the user and programmer –

We used combined directive and / collapse to specify the parallel potential on a given platform.

Experiences with OpenMP 4.5



Differences between OpenMP 4.0 and 4.5 that affected our porting:

Reductions

• In OpenMP 4.5 the default for scalars is firstprivate as a result reduction variables need to be mapped to/from #pragma omp target map(tofrom:sum) #pragma omp teams distribute parallel for reduction(+:sum) for(....)
sum = sum +

Privatization

Avoid over-privatizing on multiple levels

ZZ =

• We should only privatize only at the parallelism level that is needed #pragma omp teams distribute parallel for // private(yy, zz) for(i=) for(j= ...) #pragma omp simd private(yy,zz) for(z= ... yy =

Guidelines for OpenMP 4+



Only merge target regions when is safe to do so.

```
From:
#pragma omp target teams distribute parallel for
   for(i=...)
      c[i] =
#pragma omp target teams distribute parallel for
   for(i=...)
     b[i] = a[i] + ....
 To:
#pragma omp target teams
#pragma omp distribute
      for(i=...)
        c[i] =
#pragma omp distribute
     for(i=...)
        b[i] = a[i] + .... // if c were a, then we will have a race condition.
```

Test your code using multiple platforms / compilers



Implementation specific issues:

- Some compiler implementations may pick num_teams equal to one.
 - E.g. for some platforms: e.g. Xeon Phi, etc
- Other implementations may pick num_threads equal to one, when a parallel for is nested inside a teams distribute and when it contains "simd"
- Compiler implementations may have different strategies to implement "simd" on a given platform
 - Some compiler implementations may be ignoring "simd" or tuning on autovec

This makes debugging hard

You need to test on multiple platforms to guarantee correctness

SPEC ACCEL 1.2 OpenMP results:





All ACCEL Results Published by SPEC

These results have been submitted to SPEC; see the disclaimer before studying any results.

Last update: Wednesday, 6 September 2017, 18:07

OpenMP (16):

Test Sponsor	System Name	Accelerator Name	Base R	Results Peak	Ener Base	ergy Peak
HZDR	ASUS ESC4000 G3 Series HTML CSV Text PDF PS Config	Intel Xeon CPU E5-2630 v3	1.97	Not Run	Dasc	I Cak
Indiana University	Ninja Developer Platform Pedestal: Liquid Cooled HTML CSV Text PDF PS Config		0.186	Not Run	0.356	
Indiana University	Ninia Davidanan Blotform Badastali Liguid Caalad	W DI-1 7010	3.40	Not Run	4.54	
Indiana University	Ninja Developer Platform Pedestal: Liquid Cooled HTML CSV Text PDF PS Config	Xeon Phi 7210	1.62	Not Run	2.26	
Indiana University	IID 7000 Westertein	I 1 W EF 06400	0.462	Not Run	0.673	
Indiana University	HP Z820 Workstation HTML CSV Text PDF PS Config	Intel Xeon E5-2640 v2	1.04	Not Run	1.42	
Indiana University	Lenovo NeXtScale nx360 M5 HTML CSV Text PDF PS Config	Intel Xeon E5-2680 v3	2.32	Not Run		ı !
Indiana University	Cray XC30 HTML CSV Text PDF PS Config	Intel Xeon E5-2697 v2	1.75	Not Run		
Intel	Endeavour Node(Intel Xeon E5-2697 v4, 2.3GHz, DDR4-2400 MHz, SMT ON, Turbo OFF) HTML CSV Text PDF PS Config	Intel Xeon E5-2697 v4	3.29	3.56		
Intel	Endeavour Node(Intel Xeon E5-2697 v4, 2.3GHz, DDR4-2400 MHz, SMT ON, Turbo ON) HTML CSV Text PDF PS Config	Intel Xeon E5-2697 v4	3.49	3.76		
Intel	Endeavour Node(Intel Xeon Phi CPU 7250F, 1.40 GHz, SMT ON, Turbo ON, flat MCDRAM) HTML CSV Text PDF PS Config		6.14	7.55		
Intel	Intel Comion System D2200WETTS (2 v. Intel Voor Cold 6149, 2.40 CHz, SMT ON, Tyrke ON) Endeavour Node	Intel Veen Celd 6140	5.16	5.61		
Test Sponsor	System Name	Accelerator Name	Base	Results Peak	Ener Base	rgy Peak
Intel	Intel Server System R2208WFTZS (2 x Intel Xeon Platinum 8180, 2.50 GHz, SMT ON, Turbo ON) HTML CSV Text PDF PS Config	Intel Xeon Platinum 8180	5.89	6.45		
Oak Ridge National Laboratory	Cray XC40 Intel Xeon Phi series HTML CSV Text PDF PS Config	Intel Xeon Phi CPU 7230	3.59	Not Run		
RWTH Aachen	Intel Xeon SandyBridge EN/EP processor (8 core, 2.00 GHz, Intel Xeon CPU E5-2650) HTML CSV Text PDF PS Config	Intel Xeon Phi 5110p	0.991	Not Run	0.989	
Technische Universitaet Dresden	Intel Server System LADMP00AP Family (Xeon Phi 7210, 1.3 GHz, 64 cores, 4 threads) HTML CSV Text PDF PS Config	Intel Xeon Phi 7210	4.39	6.08		

Last update: Wednesday, 6 September 2017, 18:07

Example of a published result:



SPEC® ACCEL TM OMP Result			
Spec Copyright 2015-2017 Standard Performance Evaluation Corporation			
Intel (Test Sponsor: Technische Universitaet Dresden)	SPECaccel_omp_base = 4.39		
Intel Xeon Phi 7210	SPECaccel_omp_peak = 6.08		
Intel Server System LADMP00AP Family (Xeon			
Phi			
7210, 1.3 GHz, 64 cores, 4 threads)			
ACCEL license: 37A	Test date: Jul-2017		
Test sponsor: Technische Universitaet Dresden	Hardware Availability: Jun-2016		
Tested by: Technische Universitaet Dresden 0 2.00 4.00 6.00 8.00 10.0 12.0 14.0 16.0 1	Software Availability: Dec-2016 8.0 20.0 22.0 24.0 26.0 28.0 31.0		
503.postencil 3.03 5.65	1		
584.polbn			
514.ponriq 2.70			
550.pnd 3.11			
551.ppaln 0.117			
3.76 552.pep			
553,pclvrleaf 10.1			
554.pcg 1.70 1.58			
555,pseishic 5.40 5.51			
556.psp	21.2 		
557,pcsp	19.0		
5.81			
559.pmiGhost 5.84			
9.58 560.pilbdc			
5.44 8.50 563.pswin			
4.85 578.pbt	30.6 H		
			
SPECaccel_onp_base = 4.39 SPECaccel_onp_peak = 6.08			
or Eddoox Sork Strong Of So.			

	Hardware		Accelerator
CPU Name: CPU Characteristics: CPU MHz: CPU MHz Maximum:	Intel Xeon Phi 7210 Intel Turbo Boost 2 Technology up to 1.50 GHz 1300 1500	Accel Model Name: Accel Vendor: Accel Name: Type of Accel: Accel Connection	Xeon Phi 7210 Intel Intel Xeon Phi 7210 CPU n: N/A
FPU: CPU(s) enabled: CPU(s)	None 64 cores, 1 chip, 64 cores/chip, 4 threads/core 1 chip	Does Accel Use ECC: Accel Description:	yes Intel Xeon Phi 7210, SMT ON, Turbo ON
orderable: Primary Cache: Secondary Cache: L3 Cache:	32 KB I + 32 KB D on chip per core 1 MB I+D on chip per 2 cores 16 GB I+D on chip per chip	Accel Driver:	Cluster Mode: Quadrant, Memory Mode: Cache
Other Cache: Memory:	None 96 GB (6 x 16 GB 2Rx4 PC4-2400T-R,	Operating System:	Software CentOS Linux release 7.3 3.10.0-514.21.2.e17.x86_64
Disk Subsystem: Other Hardware:	running at 1066 MHz) 275 GB INTEL SSDSC2BB30	Compiler:	Intel Compiler C/C++/Fortran Version 17.0.1 20161005
		File System: System State:	ext4 Run level 3 (user-level)

Other Software: FFTW 3.3.6pl1

Preliminary results are showing



- Benchmark is very new
- Only 16 reportable results (compared to 100s from other SPEC/HPG benchamrks)
- No official results yet for OpenMP 4.5 offload on GPUs
 - Major milestone may be hit by the end of the year where we will have reportable results
 - IBM OpenMP 4.5 compiler are still beta
 - Some vendors got access to the benchmarks recently (outside the HPG team) and are fixing compiler bugs.
- Compilers need optimize for each target architecture unless they expect the user to auto-tune
- Compilers are still working on their OpenMP optimizations and few support multiple architectures.
 - e.g. We need OpenMP compiler that supports a variety of architectures: e.g. multicore, Xeon Phi and GPUs using target regions to do better performance portable studies.

Result Submission Process



- Obtain and install the benchmark
- Perform a valid run
- Supply hardware and software description
- Submit result for review (and publication) to SPEC HPG
 - 2 week review process
 - (Define embargo period)
- Use the result as you would like

SPEC MPI Accelerator Search Program



- Combine SPEC MPI and SPEC ACCEL benchmark suites into one.
 - Facilitate support for homogeneous and heterogeneous multi-node systems
 - MPI+X, where "X" is a node-level parallel programming model such as OpenACC, OpenMP, CUDA, OpenCL, Kokkos, TBB, etc.
 - Compute intensive
- Focus on hybrid programming with accelerators
 - Being able to run on a single nodes or up to N nodes.
 - Support one or M accelerators per MPI rank (multiple-accelerator programming)
- Represents the state of the art for the given field
 - Results needs to be validated numerically
- Submissions that are in included in the benchmark suite will receive up to \$5,000 and a licensed copy of the new benchmark suite when released.
- More information: https://www.spec.org/hpg/search

Thank you!



Questions?